| Sample rate (Max) (MSPS) | 1500, 3000 |
| Resolution (Bits) | 8 |
| Number of input channels | 2, 1 |
| Interface type | Parallel LVDS |
| Analog input BW (MHz) | 2000 |
| Features | Ultra High Speed |
| Rating | Catalog |
| Input range (Vp-p) | 0.87 |
| Power consumption (Typ) (mW) | 2000 |
| Architecture | Folding Interpolating |
| SNR (dB) | 47 |
| ENOB (Bits) | 7.4 |
| SFDR (dB) | 58 |
| Operating temperature range (C) | -40 to 85 |
| Input buffer | Yes |
- Single +1.9V ±0.1V Operation
- Interleave Mode for 2x Sample Rate
- Multiple ADC Synchronization Capability
- Adjustment of Input Full-Scale Range, Clock Phase, and Offset
- Choice of SDR or DDR Output Clocking
- 1:1 or 1:2 Selectable Output Demux
- Second DCLK Output
- Duty Cycle Corrected Sample Clock
- Test Pattern
Key Specification
- Resolution: 8 Bits
- Max Conversion Rate: 1.5 GSPS (max)
- Code Error Rate: 10-18 (typ)
- ENOB @ 748 MHz Input: 7.4 Bits (typ)
- DNL: ±0.15 LSB (typ)
- Power Consumption (Non-DES Mode)
- Operating in Non-Demux Mode:1.6 W (typ)
- Operating in 1:2 Demux Mode: 2.0 W (typ)
- Power Down Mode: 3.5 mW (typ)
All trademarks are the property of their respective owners.
The ADC08D1520 is a dual, low power, high performance CMOS analog-to-digital converter that builds upon the ADC08D1500 platform. The ADC08D1520 digitizes signals to 8 bits of resolution at sample rates up to 1.7 GSPS. It has expanded features compared to the ADC08D1500, which include a test pattern output for system debug, a clock phase adjust, and selectable output demultiplexer modes. Consuming a typical 1.6 Watts in Non-Demultiplex Mode at 1.0 GSPS from a single 1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.4 Effective Number of Bits (ENOB) with a 748 MHz input signal and a 1.5 GHz sample rate while providing a 10-18 Code Error Rate (C.E.R.) Output formatting is offset binary and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.
Each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demultiplexed Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demultiplexed Mode is selected, the output data rate on channels DI and DQ is at the same rate as the input sample clock. The two converters can be interleaved and used as a single 3 GSPS ADC.
The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a leaded or lead-free, 128-pin, thermally enhanced, HLQFP and operates over the Industrial (-40°C ≤ TA ≤ +85°C) temperature range.
