色哟哟视频在线观看-色哟哟视频在线-色哟哟欧美15最新在线-色哟哟免费在线观看-国产l精品国产亚洲区在线观看-国产l精品国产亚洲区久久

企業號介紹

全部
  • 全部
  • 產品
  • 方案
  • 文章
  • 資料
  • 企業

華秋商城

元器件現貨采購/代購/選型一站式BOM配單

1.8w 內容數 99w+ 瀏覽量 184 粉絲

TI處理器TMS320DM648

--- 產品詳情 ---

數字媒體處理器
DSP 1 C64x
DSP MHz (Max) 720, 800, 900, 1100
CPU 32-/64-bit
Operating system DSP/BIOS, VLX
Rating Catalog
Operating temperature range (C) -40 to 105, -40 to 90, 0 to 90

The TMS320C64x+? DSPs (including the TMS320DM647/TMS320DM648 devices) are the highest-performance fixed-point DSP generation in the TMS320C6000? DSP platform. The DM647, DM648 devices are based on the third-generation high-performance, advanced VelociTI? very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x+? devices are upward code-compatible from previous devices that are part of the C6000? DSP platform. The C64x? DSPs support added functionality and have an expanded instruction set from previous devices.

Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and C64x+ CPU, respectively.

With performance of up to 8800 million instructions per second (MIPS) at a clock rate of 1.1 GHz, the C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The eight functional units include instructions to accelerate the performance in video and imaging applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for up to 4400 million MACs per second (MMACS), or eight 8-bit MACs per cycle for up tp 8800 MMACS. For more details on the C64x+ DSP, see the (literature number SPRU732).

The devices also have application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices. The core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 256K-bit direct mapped cache and the Level 1 data cache (L1D) is a 256K-bit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 4M-bit (DM648) or 2M-bit (DM647) memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.

The peripheral set includes five configurable 16-bit video port peripherals (VP0, VP1, VP2, VP3, and VP4). These video port peripherals provide a glueless interface to common video decoder and encoder devices. The video port peripherals support multiple resolutions and video standards (e.g., CCIR601, ITU-BT.656, BT.1120, SMPTE 125M, 260M, 274M, and 296M), a VCXO interpolated control port (VIC); a 1000 Mbps Ethernet Switch Subsystem with a management data input/output (MDIO) module and two SGMII ports (DM648) or one SGMII port (only DM647); a 4-bit transmit, 4-bit receive VLYNQ interface; an inter-integrated circuit (I2C) bus interface; a multichannel audio serial port (McASP) with ten serializers; four 64-bit general-purpose timers each configurable as two independent 32-bit timers; a user-configurable 16-bit or 32-bit host-port interface (HPI); 32 pins for general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; one UART; and two glueless external memory interfaces: a synchronous and asynchronous external memory interface (EMIFA) for slower memories/peripherals, and a higher DDR2 SDRAM interface.

The video port peripherals provide a glueless interface to common video decoder and encoder devices. The video port peripherals support multiple resolutions and video standards (e.g., CCIR601, ITU-BT.656, BT.1120, SMPTE 125M, 260M, 274M, and 296M).

The video port peripherals are configurable and can support either video capture and/or video display modes. Each video port consists of two channels (A and B) with a 5120-byte capture/display buffer that is splittable between the two channels.

For more details on the video port peripherals, see the (literature number SPRUEM1).

The management data input/output (MDIO) module continuously polls all 32 MDIO addresses to enumerate all PHY devices in the system.

The I2C and VLYNQ ports allow the device to easily control peripheral modules and/or communicate with host processors.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections later in this document and the associated peripheral reference guides.

The devices have a complete set of development tools. These include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows? debugger interface for visibility into source code execution.

為你推薦

  • 如何利用運算放大器設計振蕩電路?2023-08-09 08:08

    使用運算放大器設計振蕩電路運算放大器的工作原理發明運算放大器的人絕對是天才。中間兩端接上電源,當同相輸入大于反相輸入,右側就會輸出(接近)電源電壓(Vcc),如果反過來小于同相輸入,則輸出0V(負電源)電壓。在輸出端接上燈泡,假設我想控制燈泡循環亮滅,那就需要一會輸出高電平點亮,一會輸出低電平熄滅。也就是我需要讓左邊能自動變化大小,就能實現控制燈泡。如何讓電
  • 【PCB設計必備】31條布線技巧2023-08-03 08:09

    相信大家在做PCB設計時,都會發現布線這個環節必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產成本的高低,同時還能體現出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優等。在上篇內容中,小編主要分享了PCB線寬線距的一些設計規則,那么本篇內容,將針對PCB的布線方式,做個全面的總結給到大家,希望能夠對養成良好的設計習慣有所幫助。1走線長度
  • 電動汽車直流快充方案設計【含參考設計】2023-08-03 08:08

    大功率直流充電系統架構大功率直流充電設計標準國家大功率充電標準“Chaoji”技術標準設計目標是未來可實現電動汽車充電5分鐘行駛400公里?!癈haoji”技術標準主要設計參數如下:最大電壓:目前1000V(可擴展到1500V);最大電流:帶冷卻系統500A(可擴展到600A);不帶冷卻系統150-200A;最大功率:900KW。大功率直流充電系統架構大功率
  • Buck電路的原理及器件選型指南2023-07-31 22:28

    Buck電路工作原理電源閉合時電壓會快速增加,當斷開時電壓會快速減小,如果開關速度足夠快的話,是不是就能把負載,控制在想要的電壓值以內呢?假設12V降壓到5V,也就意味著,MOS管開關需要42%時間導通,58%時間斷開。當42%時間MOS管導通時,電感被充磁儲能,同時對電容進行充電,給負載提供電量。當58%時間MOS管斷開時,由于電感上的電流不能突變,電路通
    1796瀏覽量
  • 100W USB PD 3.0電源2023-07-31 22:27

    什么是PD3.0快充?PD快充協議全稱“USBPowerDelivery”功率傳輸協議,簡稱為“PD協議”。2015年11月,USBPD快充迎來了大版本更新,進入到了USBPD3.0快充時代。USBPD3.0相對于USBPD2.0的變化主要有三方面:增加了對設備內置電池特性更為詳細的描述;增加了通過PD通信進行設備軟硬件版本識別和軟件更新的功能,以及增加了數
    1316瀏覽量
  • 千萬不要忽略PCB設計中線寬線距的重要性2023-07-31 22:27

    想要做好PCB設計,除了整體的布線布局外,線寬線距的規則也非常重要,因為線寬線距決定著電路板的性能和穩定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設計規則。要注意的是,布線之前須把軟件默認設置選項設置好,并打開DRC檢測開關。布線建議打開5mil格點,等長時可根據情況設置1mil格點。PCB布線線寬01布線首先應滿足工廠加工能力,
  • 基于STM32的300W無刷直流電機驅動方案2023-07-06 10:02

    如何驅動無刷電機?近些年,由于無刷直流電機大規模的研發和技術的逐漸成熟,已逐步成為工業用電機的發展主流。圍繞降低生產成本和提高運行效率,各大廠商也提供不同型號的電機以滿足不同驅動系統的需求。現階段已經在紡織、冶金、印刷、自動化生產流水線、數控機床等工業生產方面應用。無刷直流電機的優點與局限性優點:高輸出功率、小尺寸和重量、散熱性好、效率高、運行速度范圍寬、低
  • 上新啦!開發板僅需9.9元!2023-06-21 17:43

    上新啦!開發板僅需9.9元!
  • 參考設計 | 2KW AC/DC數字電源方案2023-06-21 17:43

    什么是數字電源?數字電源,以數字信號處理器(DSP)或微控制器(MCU)為核心,將數字電源驅動器、PWM控制器等作為控制對象,能實現控制、管理和監測功能的電源產品。它是通過設定開關電源的內部參數來改變其外特性,并在“電源控制”的基礎上增加了“電源管理”。所謂電源管理是指將電源有效地分配給系統的不同組件,最大限度地降低損耗。數字電源的管理(如電源排序)必須全部
    1649瀏覽量
  • 千萬不能小瞧的PCB半孔板2023-06-21 17:34

    PCB半孔是沿著PCB邊界鉆出的成排的孔,當孔被鍍銅時,邊緣被修剪掉,使沿邊界的孔減半,讓PCB的邊緣看起來像電鍍表面孔內有銅。模塊類PCB基本上都設計有半孔,主要是方便焊接,因為模塊面積小,功能需求多,所以通常半孔設計在PCB單只最邊沿,在鑼外形時鑼去一半,只留下半邊孔在PCB上。半孔板的可制造性設計最小半孔最小半孔的工藝制成能力是0.5mm,前提是孔必須
    2700瀏覽量
主站蜘蛛池模板: 国产免费不卡| 国产永久视频| 2023极品少妇XXXO露脸| 亚洲色图p| 亚洲免费无l码中文在线视频| 四虎国产精品永久免费入口| 日产久久视频| 日韩精品一区二区中文| 日本老妇一级特黄aa大片| 青草在线观看视频| 千禧金瓶梅快播| 日本粉嫩学生毛绒绒| 强奷乱码欧妇女中文字幕熟女| 女人精69xxxxx| 欧美性猛交xxxxxxxx软件| 欧美四虎精品二区免费| 秋霞电影网午夜鲁丝片| 日本阿v直播在线| 日本无卡无吗在线| 涩涩在线视频| 亚洲AV一宅男色影视| 亚洲精品色情APP在线下载观看| 亚洲乱码一区二区三区香蕉| 亚洲视频在线免费| 中文字幕在线不卡日本v二区| 中文字幕在线视频观看| 99久久国产露脸精品麻豆| av狼新人开放注册区| 成人AV精品视频| 国产精品人妻无码久久久2022| 国产深夜福利视频在线| 黄色片软件大全| 第一福利在线永久视频| 国产 有码 无码 电影| 国产欧美日韩精品a在线观看高清| 国内精品免费视频精选在线观看| 九九热这里有精品| 女bbbbxxx孕妇| 婷婷午夜影院| 在线 | 果冻国产传媒61国产免费| 2023国产精品一卡2卡三卡4卡|