色哟哟视频在线观看-色哟哟视频在线-色哟哟欧美15最新在线-色哟哟免费在线观看-国产l精品国产亚洲区在线观看-国产l精品国产亚洲区久久

企業號介紹

全部
  • 全部
  • 產品
  • 方案
  • 文章
  • 資料
  • 企業

華秋商城

元器件現貨采購/代購/選型一站式BOM配單

1.8w 內容數 99w+ 瀏覽量 184 粉絲

TI處理器SM320DM642-EP

--- 產品詳情 ---

增強型產品數字媒體 DM642 處理器
DSP 1 C64x
DSP MHz (Max) 720
CPU 32-/64-bit
Ethernet MAC 10/100
Rating HiRel Enhanced Product
Operating temperature range (C) -40 to 85, -55 to 105
  • Controlled Baseline
    • One Assembly/Test/Fabrication Site
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree(1)
  • High-Performance Digital Media Processor
    • 2 ns, 1.67 ns, 1.39 ns Instruction Cycle Time
    • 500 MHz, 600 MHz, 720 MHz Clock Rate (500/600 MHz devices
      are product preview only)
    • Eight 32-Bit Instructions/Cycle
    • 4000 MIPS, 4800 MIPS, 5760 MIPS
    • Fully Software-Compatible With C64x?
  • VelociTI.2? Extensions to VelociTI?
    Advanced Very Long Instruction Word (VLIW)
    TMS320C64x? DSP Core
    • Eight Highly Independent Functional Units With VelociTI.2? Extensions:
      • Six ALUs (32/40 Bit), Each Supports Single 32 Bit, Dual 16 Bit,
        or Quad 8 Bit Arithmetic per Clock Cycle
      • Two Multipliers Support Four 16 × 16-Bit Multiplies (32 Bit Results)
        per Clock Cycle or Eight 8 × 8 Bit Multiplies (16 Bit Results) per
        Clock Cycle
    • Load-Store Architecture With Non-Aligned Support
    • 64 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte Addressable (8/16/32/64 Bit Data)
    • 8-Bit Overflow Protection
    • Bit Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • VelociTI.2? Increased Orthogonality
  • L1/L2 Memory Architecture
    • 128K Bit (16K Byte) L1P Program Cache (Direct Mapped)
    • 128K Bit (16K Byte) L1D Data Cache (2-Way Set-Associative)
    • 2M Bit (256K Byte) L2 Unified Mapped RAM/Cache (Flexible RAM/Cache
      Allocation)
  • Endianess: Little Endian, Big Endian
    • 64 Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories
      (SRAM and EPROM) and Synchronous Memories
      (SDRAM, SBSRAM, ZBT SRAM, and FIFO)
  • 1024M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA)
    Controller (64 Independent Channels)
  • 10/100 Mbps Ethernet MAC (EMAC)
    • IEEE 802.3 Compliant
    • Media Independent Interface (MII)
    • Eight Independent Transmit (TX) Channels and One Receive (RX) Channel
  • Management Data Input/Output (MDIO)
  • Three Configurable Video Ports
    • Provide a Glueless I/F to Common Video Decoder and Encoder Devices
    • Supports Multiple Resolutions/Video Stds
  • VCXO Interpolated Control Port (VIC)
    • Supports Audio/Video Synchronization
  • Host Port Interface (HPI) [32/16 Bit]
  • 32 Bit/66 MHz, 3.3-V Peripheral Component
    Interconnect (PCI) Master/Slave Interface
    Conforms to PCI Specification 2.2
  • Multichannel Audio Serial Port (McASP)
    • Eight Serial Data Pins
    • Wide Variety of I2S and Similar Bit Stream Format
    • Integrated Digital Audio I/F Transmitter Supports S/PDIF,
      IEC60958-1, AES-3, CP-430 Formats
  • Inter-Integrated Circuit (I2C Bus?)
  • Two Multichannel Buffered Serial Ports (McBSPs)
  • Three 32 Bit General Purpose Timers
  • Sixteen General Purpose I/O (GPIO) Pins
  • Flexible PLL Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 548 Pin Ball Grid Array (BGA) Package (GDK Suffix), 0.8 mm Ball Pitch
  • 548-Pin Ball Grid Array (BGA) Package (GNZ and ZNZ Suffixes), 1.0 mm Ball Pitch
  • 0.13 μm/6 Level Cu Metal Process (CMOS)
  • 3.3 V I/O, 1.2 V Internal (–500)
  • 3.3 V I/O, 1.4 V Internal (A-500, A-600, -600, -720)

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
C64x, VelociTI.2, VelociTI, TMS320C64x, C6000, TMS320C6000, DM64x, C62x, TMS320C62x, TMS320C67x, Code Composer Studio, DSP/BIOS, XDS, TMS320 are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

The C64x? DSPs (including the SM320DM642-EP device) are the highest-performance fixed-point DSP generation in the C6000 DSP platform. The DM642 device is based on the second-generation high-performance, advanced VelociTI? very-long-instruction-word (VLIW) architecture (VelociTI.2?) developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media applications. The C64x is a code-compatible member of the C6000 DSP platform.

With performance of up to 5760 million instructions per second (MIPS) at a clock rate of 720 MHz, the DM642 device offers cost-effective solutions to high-performance DSP programming challenges. The DM642 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x? DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs)—with VelociTI.2? extensions. The VelociTI.2 extensions in the eight functional units include new instructions to accelerate the performance in video and imaging applications and extend the parallelism of the VelociTI? architecture. The DM642 can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2880 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 5760 MMACS. The DM642 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000 DSP platform devices.

The DM642 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 128-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 2-Mbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. The peripheral set includes: three configurable video ports; a 10/100 Mbps Ethernet MAC (EMAC); a management data input/output (MDIO) module; a VCXO interpolated control port (VIC); one multichannel buffered audio serial port (McASP0); an inter-integrated circuit (I2C) Bus module; two multichannel buffered serial ports (McBSPs); three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a 16-pin general-purpose input/output port (GP0) with programmable interrupt/event generation modes; and a 64-bit glueless external memory interface (EMIFA), which is capable of interfacing to synchronous and asynchronous memories and peripherals.

The DM642 device has three configurable video port peripherals (VP0, VP1, and VP2). These video port peripherals provide a glueless interface to common video decoder and encoder devices. The DM642 video port peripherals support multiple resolutions and video standards (e.g., CCIR601, ITU-BT.656, BT.1120, SMPTE 125M, 260M, 274M, and 296M).

These three video port peripherals are configurable and can support either video capture and/or video display modes. Each video port consists of two channels — A and B with a 5120-byte capture/display buffer that is splittable between the two channels.

For more details on the Video Port peripherals, see the TMS320C64x? DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).

The McASP0 port supports one transmit and one receive clock zone, with eight serial data pins that can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The DM642 has sufficient bandwidth to support all eight serial data pins transmitting a 192-kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound (I2S) format.

In addition, the McASP0 transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields.

McASP0 also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range.

The VCXO interpolated control (VIC) port provides digital-to-analog conversion with resolution from 9-bits to up to 16-bits. The output of the VIC is a single bit interpolated D/A output.For more details on the VIC port, see the TMS320C64x? DSP Video Port/VCXO Interpolated Control (VIC) Port Reference Guide (literature number SPRU629).

The ethernet media access controller (EMAC) provides an efficient interface between the DM642 DSP core processor and the network. The DM642 EMAC support both 10Base-T and 100Base-TX, or 10 Mbits/second (Mbps) and 100 Mbps in either half- or full-duplex, with hardware flow control and quality of service (QOS) support. The DM642 EMAC makes use of a custom interface to the DSP core that allows efficient data transmission and reception.For more details on the EMAC, see the TMS320C6000 DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628).

The management data input/output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system. Once a PHY candidate has been selected by the DSP, the MDIO module transparently monitors its link state by reading the PHY status register. Link change events are stored in the MDIO module and can optionally interrupt the DSP, allowing the DSP to poll the link status of the device without continuously performing costly MDIO accesses. For more details on the MDIO, see the TMS320C6000? DSP Ethernet Media Access Controller (EMAC) / Management Data Input/Output (MDIO) Module Reference Guide (literature number SPRU628).

The I2C0 port on the DM642 allows the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices.

The DM642 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows? debugger interface for visibility into source code execution.

為你推薦

  • 如何利用運算放大器設計振蕩電路?2023-08-09 08:08

    使用運算放大器設計振蕩電路運算放大器的工作原理發明運算放大器的人絕對是天才。中間兩端接上電源,當同相輸入大于反相輸入,右側就會輸出(接近)電源電壓(Vcc),如果反過來小于同相輸入,則輸出0V(負電源)電壓。在輸出端接上燈泡,假設我想控制燈泡循環亮滅,那就需要一會輸出高電平點亮,一會輸出低電平熄滅。也就是我需要讓左邊能自動變化大小,就能實現控制燈泡。如何讓電
  • 【PCB設計必備】31條布線技巧2023-08-03 08:09

    相信大家在做PCB設計時,都會發現布線這個環節必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產成本的高低,同時還能體現出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優等。在上篇內容中,小編主要分享了PCB線寬線距的一些設計規則,那么本篇內容,將針對PCB的布線方式,做個全面的總結給到大家,希望能夠對養成良好的設計習慣有所幫助。1走線長度
  • 電動汽車直流快充方案設計【含參考設計】2023-08-03 08:08

    大功率直流充電系統架構大功率直流充電設計標準國家大功率充電標準“Chaoji”技術標準設計目標是未來可實現電動汽車充電5分鐘行駛400公里。“Chaoji”技術標準主要設計參數如下:最大電壓:目前1000V(可擴展到1500V);最大電流:帶冷卻系統500A(可擴展到600A);不帶冷卻系統150-200A;最大功率:900KW。大功率直流充電系統架構大功率
  • Buck電路的原理及器件選型指南2023-07-31 22:28

    Buck電路工作原理電源閉合時電壓會快速增加,當斷開時電壓會快速減小,如果開關速度足夠快的話,是不是就能把負載,控制在想要的電壓值以內呢?假設12V降壓到5V,也就意味著,MOS管開關需要42%時間導通,58%時間斷開。當42%時間MOS管導通時,電感被充磁儲能,同時對電容進行充電,給負載提供電量。當58%時間MOS管斷開時,由于電感上的電流不能突變,電路通
    1796瀏覽量
  • 100W USB PD 3.0電源2023-07-31 22:27

    什么是PD3.0快充?PD快充協議全稱“USBPowerDelivery”功率傳輸協議,簡稱為“PD協議”。2015年11月,USBPD快充迎來了大版本更新,進入到了USBPD3.0快充時代。USBPD3.0相對于USBPD2.0的變化主要有三方面:增加了對設備內置電池特性更為詳細的描述;增加了通過PD通信進行設備軟硬件版本識別和軟件更新的功能,以及增加了數
    1316瀏覽量
  • 千萬不要忽略PCB設計中線寬線距的重要性2023-07-31 22:27

    想要做好PCB設計,除了整體的布線布局外,線寬線距的規則也非常重要,因為線寬線距決定著電路板的性能和穩定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設計規則。要注意的是,布線之前須把軟件默認設置選項設置好,并打開DRC檢測開關。布線建議打開5mil格點,等長時可根據情況設置1mil格點。PCB布線線寬01布線首先應滿足工廠加工能力,
  • 基于STM32的300W無刷直流電機驅動方案2023-07-06 10:02

    如何驅動無刷電機?近些年,由于無刷直流電機大規模的研發和技術的逐漸成熟,已逐步成為工業用電機的發展主流。圍繞降低生產成本和提高運行效率,各大廠商也提供不同型號的電機以滿足不同驅動系統的需求。現階段已經在紡織、冶金、印刷、自動化生產流水線、數控機床等工業生產方面應用。無刷直流電機的優點與局限性優點:高輸出功率、小尺寸和重量、散熱性好、效率高、運行速度范圍寬、低
  • 上新啦!開發板僅需9.9元!2023-06-21 17:43

    上新啦!開發板僅需9.9元!
  • 參考設計 | 2KW AC/DC數字電源方案2023-06-21 17:43

    什么是數字電源?數字電源,以數字信號處理器(DSP)或微控制器(MCU)為核心,將數字電源驅動器、PWM控制器等作為控制對象,能實現控制、管理和監測功能的電源產品。它是通過設定開關電源的內部參數來改變其外特性,并在“電源控制”的基礎上增加了“電源管理”。所謂電源管理是指將電源有效地分配給系統的不同組件,最大限度地降低損耗。數字電源的管理(如電源排序)必須全部
    1649瀏覽量
  • 千萬不能小瞧的PCB半孔板2023-06-21 17:34

    PCB半孔是沿著PCB邊界鉆出的成排的孔,當孔被鍍銅時,邊緣被修剪掉,使沿邊界的孔減半,讓PCB的邊緣看起來像電鍍表面孔內有銅。模塊類PCB基本上都設計有半孔,主要是方便焊接,因為模塊面積小,功能需求多,所以通常半孔設計在PCB單只最邊沿,在鑼外形時鑼去一半,只留下半邊孔在PCB上。半孔板的可制造性設計最小半孔最小半孔的工藝制成能力是0.5mm,前提是孔必須
    2700瀏覽量
主站蜘蛛池模板: 十分钟免费看完整视频| 福利视频一二三在线观看| 亚洲精品自在在线观看| 欧美高清一区二区三| 春暖花开 性 欧洲| 精品无码久久久久久动漫| 日本超A大片在线观看| 99C视频色欲在线| 老男人粗大猛| 战狼4在线观看完免费完整版| 麻豆XXXX乱女少妇精品-百度| 早乙女由依在线观看| 女子扒开腿让男生桶爽| 亚洲精品动漫免费二区| 国产成人免费不卡在线观看| 性欧美video另类hd高清| 久久国语露脸精品国产| 国产亚洲精品久久久久久久| 国产乱子影视频上线免费观看| 攵女yin乱合集高h| 国产精品久久久久AV麻豆| 国产伦子沙发午休系列资源曝光| 国产女人91精品嗷嗷嗷嗷| 国产精品日本不卡一区二区| A级毛片无码久久精品免费| 妹妹我要操| 夜色福利院在线观看免费| 国产一区二区无码蜜芽精品| 羞羞答答的免费视频在线观看| 国产 日韩 欧美 综合 激情| 无套日出白浆在线播放| 国产色婷亚洲99精品AV在| 亚洲三级黄色| 日本调教网站| 黄色网址在线免费观看| 4虎最新网址| 色人阁久久| 久久亚洲人成网站| 高中生被C到爽哭视频免费| 亚洲精品一线二线三线无人区 | 黄色三级网站|