--- 產品詳情 ---
Configuration | 1:1 SPST |
Number of channels (#) | 24 |
Power supply voltage - single (V) | 2.5, 3.3 |
Protocols | Analog |
Ron (Typ) (Ohms) | 5 |
CON (Typ) (pF) | 10 |
Bandwidth (MHz) | 500 |
Operating temperature range (C) | -40 to 85 |
Features | Powered-off protection, Supports input voltage beyond supply |
Input/output continuous current (Max) (mA) | 64 |
Rating | Catalog |
Supply current (Typ) (uA) | 300 |
- Member of the Texas Instruments Widebus? Family
- SN74CB3Q Bus Switches Are Equivalent to IDTQS3VH Bus Switches
- 5-V-Tolerant I/Os with Device Powered-Up or Powered-Down
- Low and Flat ON-State Resistance (ron) Characteristics Over Operating Range
- Rail-to-Rail Switching on Data I/O Ports
- 0- to 5-V Switching With 3.3-V VCC
- 0- to 3.3-V Switching With 2.5-V VCC
- B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot-Plugging
- Supports PCI Hot Plug
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio(OFF) = 4 pF Typ)
- Fast Switching Frequency (fON\ = 20 MHz Max)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (ICC = 0.75 mA Typ)
- VCC Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Hot Plug, Hot Docking, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating
For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.
Widebus is a trademark of Texas Instruments.
The SN74CB3Q16811 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q16811 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.
The SN74CB3Q16811 is organized as two 12-bit bus switches with separate output-enable (1OE\, 2OE\) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When OE\ is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to BIASV through the equivalent of a 10-k resistor when OE\ is high, or if the device is powered down (VCC = 0 V).
During insertion (or removal) of a card into (or from) an active bus, the card?s output voltage may be close to GND. When the connector pins make contact, the card?s parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method will ensure that any glitch produced by insertion (or removal) of the card will not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
為你推薦
-
TI數字多路復用器和編碼器SN54HC1512022-12-23 15:12
-
TI數字多路復用器和編碼器SN54LS1532022-12-23 15:12
-
TI數字多路復用器和編碼器CD54HC1472022-12-23 15:12
-
TI數字多路復用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數字多路復用器和編碼器SN74AHCT1582022-12-23 15:12
-
電動汽車直流快充方案設計【含參考設計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
基于STM32的300W無刷直流電機驅動方案2023-07-06 10:02
-
上新啦!開發板僅需9.9元!2023-06-21 17:43
-
參考設計 | 2KW AC/DC數字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34