高速 CMOS 邏輯 4 至 16 線路解碼器/多路解復(fù)用器
| Technology Family | HC |
| Number of channels (#) | 1 |
| Operating temperature range (C) | -55 to 125 |
| Rating | Military |
| ICC (Max) (uA) | 160 |
- Two Enable Inputs to Facilitate Demultiplexing and Cascading Functions
- Fanout (Over Temperature Range)
- Standard Outputs . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . –55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL= 30%, NIH = 30% of VCC at VCC = 5V
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il
1μA at VOL, VOH
Data sheet acquired from Harris Semiconductor
The ?HC154 and ?HCT154 are 4-to-16 line decoders/demultiplexers with two enable inputs, E1 and E2. A High on either enable input forces the output into the High state. The demultiplexing function is performed by using the four input lines, A0 to A3, to select the output lines Y0\ to Y15\, and using one enable as the data input while holding the other enable low.
