資料介紹
54LS169/DM54LS169A/DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter
General Description
This synchronous presettable counter features an internal
carry look-ahead for cascading in high-speed counting applications.
Synchronous operation is provided by having all
flip-flops clocked simultaneously, so that the outputs all
change at the same time when so instructed by the countenable
inputs and internal gating. This mode of operation
helps eliminate the output counting spikes that are normally
associated with asynchronous (ripple clock) counters. A
buffered clock input triggers the four master-slave flip-flops
on the rising edge of the clock waveform.
This counter is fully programmable; that is, the outputs may
each be preset either high or low. The load input circuitry
allows loading with the carry-enable output of cascaded
counters. As loading is synchronous, setting up a low level
at the load input disables the counter and causes the outputs
to agree with the data inputs after the next clock pulse.
The carry look-ahead circuitry permits cascading counters
for n-bit synchronous applications without additional gating.
Both count-enable inputs (P and T) must be low to count.
The direction of the count is determined by the level of the
up/down input. When the input is high, the counter counts
up; when low, it counts down. Input T is fed forward to enable
the carry outputs. The carry output thus enabled will
produce a low-level output pulse with a duration approximately
equal to the high portion of the QA output when
counting up, and approximately equal to the low portion of
the QA output when counting down. This low-level overflow
carry pulse can be used to enable successively cascaded
stages. Transitions at the enable P or T inputs are allowed
regardless of the level of the clock input. All inputs are diode
clamped to minimize transmission-line effects, thereby simplifying
system design.
This counter features a fully independent clock circuit.
Changes at control inputs (enable P, enable T, load, up/
down), which modify the operating mode, have no effect
until clocking occurs. The function of the counter (whether
enabled, disabled, loading, or counting) will be dictated
solely by the conditions meeting the stable setup and hold
times.
Features
Y Fully synchronous operation for counting and
programming.
Y Internal look-ahead for fast counting.
Y Carry output for n-bit cascading.
Y Fully independent clock circuit
Y Alternate Military/Aerospace device (54LS169) is
available. Contact a National Semiconductor Sales
Office/Distributor for specifications.
Synchronous 4-Bit Up/Down Binary Counter
General Description
This synchronous presettable counter features an internal
carry look-ahead for cascading in high-speed counting applications.
Synchronous operation is provided by having all
flip-flops clocked simultaneously, so that the outputs all
change at the same time when so instructed by the countenable
inputs and internal gating. This mode of operation
helps eliminate the output counting spikes that are normally
associated with asynchronous (ripple clock) counters. A
buffered clock input triggers the four master-slave flip-flops
on the rising edge of the clock waveform.
This counter is fully programmable; that is, the outputs may
each be preset either high or low. The load input circuitry
allows loading with the carry-enable output of cascaded
counters. As loading is synchronous, setting up a low level
at the load input disables the counter and causes the outputs
to agree with the data inputs after the next clock pulse.
The carry look-ahead circuitry permits cascading counters
for n-bit synchronous applications without additional gating.
Both count-enable inputs (P and T) must be low to count.
The direction of the count is determined by the level of the
up/down input. When the input is high, the counter counts
up; when low, it counts down. Input T is fed forward to enable
the carry outputs. The carry output thus enabled will
produce a low-level output pulse with a duration approximately
equal to the high portion of the QA output when
counting up, and approximately equal to the low portion of
the QA output when counting down. This low-level overflow
carry pulse can be used to enable successively cascaded
stages. Transitions at the enable P or T inputs are allowed
regardless of the level of the clock input. All inputs are diode
clamped to minimize transmission-line effects, thereby simplifying
system design.
This counter features a fully independent clock circuit.
Changes at control inputs (enable P, enable T, load, up/
down), which modify the operating mode, have no effect
until clocking occurs. The function of the counter (whether
enabled, disabled, loading, or counting) will be dictated
solely by the conditions meeting the stable setup and hold
times.
Features
Y Fully synchronous operation for counting and
programming.
Y Internal look-ahead for fast counting.
Y Carry output for n-bit cascading.
Y Fully independent clock circuit
Y Alternate Military/Aerospace device (54LS169) is
available. Contact a National Semiconductor Sales
Office/Distributor for specifications.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 74LS169高速的硅柵CMOS器件芯片學習參考手冊 11次下載
- 74LS169英文手冊 0次下載
- 74LS169 英版數據手冊 0次下載
- HD74LS151 datasheet
- HD74LS03 ic datasheet
- SN54LS169B,SN54S169,SN74LS169B
- 74LS91/SN74LS91/SN5491 pdf dat
- HD74LS95/HD74LS95B pdf datashe
- 74LS651 pdf datasheet
- 74LS688/74LS682/74LS684/74LS68
- 74LS28 pdf datasheet
- SN7402/SN54LS02/SN74LS02 pdf d
- SN7401/SN5401/SN74LS01 pdf dat
- 74LS169中文資料.pdf
- 74ls175.pdf
- 74ls112引腳圖及功能詳解 74ls112的功能及原理 30.8w次閱讀
- 74ls595引腳圖及功能_74ls595應用電路 3.8w次閱讀
- 74ls123芯片主要功能是什么?74ls123能用什么代替? 3.5w次閱讀
- 74ls161與74ls163有什么區別 5.8w次閱讀
- 74ls160和74ls161區別 12.1w次閱讀
- 74ls169引腳圖及功能_邏輯圖及特性 3.5w次閱讀
- 74ls147和74ls148有什么區別 3.3w次閱讀
- 一文看懂74LS112和74LS76的區別 7.7w次閱讀
- 74ls04和74hc04有什么區別_74ls04/74hc04簡介 2.7w次閱讀
- 74ls07引腳圖及功能_74ls07工作原理 7.6w次閱讀
- 74ls164內部結構及其應用(74ls164引腳圖及功能_工作原理) 10.7w次閱讀
- 74ls245是什么_74ls245使用方法_74ls245的作用是什么 3.6w次閱讀
- 74LS164驅動數碼管動態顯示(74LS164工作條件_電氣特性) 1.4w次閱讀
- 74ls90和74ls290的區別是什么? 2.5w次閱讀
- 74ls04與74ls08的區別_74ls04推挽電路原理分析 1.9w次閱讀
下載排行
本周
- 1TC358743XBG評估板參考手冊
- 1.36 MB | 330次下載 | 免費
- 2開關電源基礎知識
- 5.73 MB | 11次下載 | 免費
- 3嵌入式linux-聊天程序設計
- 0.60 MB | 3次下載 | 免費
- 4DIY動手組裝LED電子顯示屏
- 0.98 MB | 3次下載 | 免費
- 5基于FPGA的C8051F單片機開發板設計
- 0.70 MB | 2次下載 | 免費
- 651單片機窗簾控制器仿真程序
- 1.93 MB | 2次下載 | 免費
- 751單片機PM2.5檢測系統程序
- 0.83 MB | 2次下載 | 免費
- 8基于51單片機的RGB調色燈程序仿真
- 0.86 MB | 2次下載 | 免費
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234315次下載 | 免費
- 2555集成電路應用800例(新編版)
- 0.00 MB | 33566次下載 | 免費
- 3接口電路圖大全
- 未知 | 30323次下載 | 免費
- 4開關電源設計實例指南
- 未知 | 21549次下載 | 免費
- 5電氣工程師手冊免費下載(新編第二版pdf電子書)
- 0.00 MB | 15349次下載 | 免費
- 6數字電路基礎pdf(下載)
- 未知 | 13750次下載 | 免費
- 7電子制作實例集錦 下載
- 未知 | 8113次下載 | 免費
- 8《LED驅動電路設計》 溫德爾著
- 0.00 MB | 6656次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935054次下載 | 免費
- 2protel99se軟件下載(可英文版轉中文版)
- 78.1 MB | 537798次下載 | 免費
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420027次下載 | 免費
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234315次下載 | 免費
- 5Altium DXP2002下載入口
- 未知 | 233046次下載 | 免費
- 6電路仿真軟件multisim 10.0免費下載
- 340992 | 191186次下載 | 免費
- 7十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183279次下載 | 免費
- 8proe5.0野火版下載(中文版免費下載)
- 未知 | 138040次下載 | 免費
評論
查看更多