色哟哟视频在线观看-色哟哟视频在线-色哟哟欧美15最新在线-色哟哟免费在线观看-国产l精品国产亚洲区在线观看-国产l精品国产亚洲区久久

電子發燒友App

硬聲App

0
  • 聊天消息
  • 系統消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發帖/加入社區
會員中心
創作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示
創作
電子發燒友網>電子資料下載>類型>參考設計>AD9834 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

AD9834 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

2021-04-20 | pdf | 388.83KB | 次下載 | 免費

資料介紹

This version (09 Jan 2021 00:53) was approved by Robin Getz.The Previously approved version (21 Oct 2013 15:42) is available.Diff

AD9834 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

Evaluation Boards

Overview

This document presents the steps to setup an environment for using the EVAL-AD9834SDZ evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD9834SDZ Evaluation Board with the Xilinx KC705 board.

img_ad9834.jpg

For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

  • 1. A controller board like the SDP-B ( EVAL-SDP-CS1Z)
  • 2. The component SDP compatible product evaluation board
  • 3. Corresponding PC software ( shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 10:32 · Adrian Costina

Below is presented a picture of SDP-B Controller Board with the EVAL-AD9834SDZ Evaluation Board.

The AD9834 is a 75 MHz, low power DDS device capable of producing high performance sine and triangular outputs. It also has an on-board comparator that allows a square wave to be produced for clock generation. Consuming only 20 mW of power at 3 V makes the AD9834 an ideal candidate for power-sensitive applications.

The EVAL-AD9834SDZ evaluation board is designed to help customers quickly prototype new AD9834 circuits and reduce design time. A high performance, on-board 75 MHz trimmed general oscillator is available to use as the master clock for the AD9834 system. Various links and SMB connectors are also available on the EVAL-AD9834SDZ board to maximize the usability.

More information

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

Required Software

  • Xilinx ISE 14.6.
  • UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
  • The EVAL-AD9834 reference project for Xilinx KC705 FPGA.

Downloads

Run the Demonstration Project

Hardware setup


Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

  • Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
  • Connect the JTAG and UART cables to the KC705 and power up the FPGA board.

Reference Project Overview

The following commands were implemented in this version of EVAL-AD9834 reference project for Xilinx KC705 FPGA board.

Command Description
help? Displays all available commands.
output= Selects the type of output. Accepted values:
0 - Sinusoid.(default)
1 - Triangle.
output? Displays the type of output.
loadFreqReg= Loads a frequency value in one selected register. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
Value:
0 .. 37 500 000 - the frequency value in Hz.
freqRegVal? Displays the value from one selected frequency register. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
loadPhaseReg= Loads a phase value in one selected register. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
Value:
0 .. 2PI - the phase value in radians.
phaseRegVal? Displays the value from one selected phase register. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
freqRegNo= Select the frequency register to be used. Accepted values:
Register number:
0 - Frequency Register 0.
1 - Frequency Register 1.
freqRegNo? Displays the selected frequency register.
phaseRegNo= Select the phase register to be used. Accepted values:
Register number:
0 - Phase Register 0.
1 - Phase Register 1.
phaseRegNo? Displays the selected phase register.
sleepMode= Select one sleep mode. Accepted values:
Sleep mode:
Soft method:
0 - No power-down.(default)
1 - DAC powered down.
2 - Internal clock disabled.
3 - DAC powered down and Internal clock disabled.
Hard method:
0 - No power-down.(default)
1 - DAC powered down.
sleepMode? Displays the selected sleep mode.
program= Sets the programming method. Accepted values:
Method:
0 - Soft programming method.(default)
1 - Hard programming method.
program? Displays the programming method.
logicOut= Sets the logic output type. Accepted values:
Logic output type:
0 - High impedance.(default)
1 - DAC data MSB/2.
2 - DAC data MSB.
3 - Comparator.
logicOut? Displays the logic output type.

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. terminal_kc705.jpg

Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

Github Repository

  • From this entire repository you will use cf_sdp_kc705 folder. This is common for all KC705 projects.

EDK KC705 project

  • Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
  • In the SDK select the File→Import menu option to import the software projects into the workspace.

Import Projects

  • In the Import window select the General→Existing Projects into Workspace option.

Existing Projects Import

  • In the Import Projects window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the Projects list. Press Finish to finalize the import process.

Projects Import

  • The Project Explorer window now shows the projects that exist in the workspace without software files.

Project Explorer

  • Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in Downloads section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in src folder from sw folder.

Project complete

  • Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

Communication.h

  • The SDK should automatically build the project and the Console window will display the result of the build. If the build is not done automatically, select the Project→Build Automatically menu option.
  • If the project was built without any errors, you can program the FPGA and run the software application.
13 Aug 2013 09:22 · Lucian Sin

More information

28 May 2012 15:18
下載該資料的人也在下載 下載該資料的人還在閱讀
更多 >

評論

查看更多

下載排行

本周

  1. 1HFSS電磁仿真設計應用詳解PDF電子教程免費下載
  2. 24.30 MB   |  128次下載  |  1 積分
  3. 2雷達的基本分類方法
  4. 1.25 MB   |  4次下載  |  4 積分
  5. 3電感技術講解
  6. 827.73 KB  |  2次下載  |  免費
  7. 4從 MSP430? MCU 到 MSPM0 MCU 的遷移指南
  8. 1.17MB   |  2次下載  |  免費
  9. 5有源低通濾波器設計應用說明
  10. 1.12MB   |  2次下載  |  免費
  11. 6RA-Eco-RA2E1-48PIN-V1.0開發板資料
  12. 35.59 MB  |  2次下載  |  免費
  13. 7面向熱插拔應用的 I2C 解決方案
  14. 685.57KB   |  1次下載  |  免費
  15. 8愛普生有源晶體振蕩器SG3225EEN應用于儲能NPC、新能源
  16. 317.46 KB  |  1次下載  |  免費

本月

  1. 12024年工控與通信行業上游發展趨勢和熱點解讀
  2. 2.61 MB   |  763次下載  |  免費
  3. 2HFSS電磁仿真設計應用詳解PDF電子教程免費下載
  4. 24.30 MB   |  128次下載  |  1 積分
  5. 3繼電保護原理
  6. 2.80 MB   |  36次下載  |  免費
  7. 4正激、反激、推挽、全橋、半橋區別和特點
  8. 0.91 MB   |  32次下載  |  1 積分
  9. 5labview實現DBC在界面加載配置
  10. 0.57 MB   |  21次下載  |  5 積分
  11. 6在設計中使用MOSFET瞬態熱阻抗曲線
  12. 1.57MB   |  15次下載  |  免費
  13. 7GBT 4706.1-2024家用和類似用途電器的安全第1部分:通用要求
  14. 7.43 MB   |  14次下載  |  免費
  15. 8AD18學習筆記
  16. 14.47 MB   |  8次下載  |  2 積分

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935113次下載  |  10 積分
  3. 2開源硬件-PMP21529.1-4 開關降壓/升壓雙向直流/直流轉換器 PCB layout 設計
  4. 1.48MB  |  420061次下載  |  10 積分
  5. 3Altium DXP2002下載入口
  6. 未知  |  233084次下載  |  10 積分
  7. 4電路仿真軟件multisim 10.0免費下載
  8. 340992  |  191360次下載  |  10 積分
  9. 5十天學會AVR單片機與C語言視頻教程 下載
  10. 158M  |  183329次下載  |  10 積分
  11. 6labview8.5下載
  12. 未知  |  81578次下載  |  10 積分
  13. 7Keil工具MDK-Arm免費下載
  14. 0.02 MB  |  73804次下載  |  10 積分
  15. 8LabVIEW 8.6下載
  16. 未知  |  65985次下載  |  10 積分
主站蜘蛛池模板: 国产人妻XXXX精品HD电影| 一本色道久久综合亚洲精品加| 全文都是肉高h文| 欧美人与动交zOZ0| 免费99精品国产自在现线| 男人把女人桶到爽免费看视频| 蜜桃色欲AV久久无码精品| 美目盼兮amy198281| 欧美 亚洲 日韩 在线综合| 欧美精品专区免费观看| 轻轻挺进女教师的身体| 挺进绝色老师的紧窄小肉六| 午夜福利32集云播| 一本之道高清视频在线观看| 中文字幕一区在线观看视频| av狼新人开放注册区| 俄罗斯15一16处交| 黑人性xxx| 年轻夫妇韩剧中文版免费观看 | 蝴蝶中文娱乐| 久久伊人影院| 日韩成人黄色| 亚洲中文字幕日本在线观看| 99久热精品免费观看| 国产精品99久久久久久人韩国| 久久精品一卡二卡三卡四卡视频版 | 亚洲大片免费观看| 2020亚洲 欧美 国产 日韩| 国产AV一区二区三区日韩| 久久久久国产一级毛片高清片| 欧美亚洲精品一区二三区8V| 亚洲日本国产综合高清| XXX国产麻豆HD真实乱| 久久久国产精品免费A片3D| 青青青草国产| 野花韩国在线观看| 国产产乱码一二三区别免费| 久久综合狠狠综合狠狠| 西施打开双腿下面好紧| porono日本xxx| 美女脱了内裤张开腿让男人爽|