色哟哟视频在线观看-色哟哟视频在线-色哟哟欧美15最新在线-色哟哟免费在线观看-国产l精品国产亚洲区在线观看-国产l精品国产亚洲区久久

電子發燒友App

硬聲App

0
  • 聊天消息
  • 系統消息
  • 評論與回復
登錄后你可以
  • 下載海量資料
  • 學習在線課程
  • 觀看技術視頻
  • 寫文章/發帖/加入社區
會員中心
創作中心

完善資料讓更多小伙伴認識你,還能領取20積分哦,立即完善>

3天內不再提示
創作
電子發燒友網>電子資料下載>類型>參考設計>AD5668 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

AD5668 FMC-SDP轉接器和評估板/Xilinx KC705參考設計

2021-04-21 | pdf | 383.82KB | 次下載 | 免費

資料介紹

This version (09 Jan 2021 00:51) was approved by Robin Getz.The Previously approved version (01 Oct 2013 09:35) is available.Diff

AD5668 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design

Supported Devices

Evaluation Boards

Overview

This document presents the steps to setup an environment for using the EVAL-AD5668SDZ evaluation board together with the Xilinx KC705 FPGA board and the Xilinx Embedded Development Kit (EDK). Below is presented a picture of the EVAL-AD5668SDZ Evaluation Board with the Xilinx KC705 board.

img_ad5668.jpg

For component evaluation and performance purposes, as opposed to quick prototyping, the user is directed to use the part evaluation setup. This consists of:

  • 1. A controller board like the SDP-B ( EVAL-SDP-CS1Z)
  • 2. The component SDP compatible product evaluation board
  • 3. Corresponding PC software ( shipped with the product evaluation board)

The SDP-B controller board is part of Analog Devices System Demonstration Platform (SDP). It provides a high speed USB 2.0 connection from the PC to the component evaluation board. The PC runs the evaluation software. Each evaluation board, which is an SDP compatible daughter board, includes the necessary installation file required for performance testing.

Note: it is expected that the analog performance on the two platforms may differ.

28 Sep 2012 10:32 · Adrian Costina

Below is presented a picture of SDP-B Controller Board with the EVAL-AD5668SDZ Evaluation Board.

The EVAL-AD5668EBZ / AD5668SD_Z evaluation board is a member of a growing number of boards available for the SDP. Designed to help customers evaluate performance or quickly prototype new AD5668 circuits and reduce design time, the EVAL-AD5668EBZ / AD5668SD_Z evaluation board can operate from a single 2.7 V to 5.5 V supply. The part incorporates an internal 1.25 V or 2.5 V on-board reference to give an output voltage span of 2.5 V or 5 V, respectively. The on-board reference is off at power-up allowing for the use of an external reference; the REF195 is used on this evaluation board. The AD5668 must be written to after power-up to turn on the internal reference.

The AD5668 is a low power, octal, 16-bit, buffered voltage-output DAC. The device operates from a single 2.7 V to 5.5 V supply and is guaranteed monotonic by design. The AD5668 has an on-chip reference with an internal gain of 2. The AD5668-1 has an 1.25 V 5 ppm/°C reference, giving a full-scale output range of 2.5 V; the AD5668-2, -3 has a 2.5 V 5 ppm/°C reference, giving a full-scale output range of 5 V. The on-board reference is off at power-up, allowing the use of an external reference. The internal reference is enabled via a software write. The AD5668 utilizes a versatile 3-wire serial interface that operates at clock rates of up to 50 MHz and is compatible with standard SPI?, QSPI?, MICROWIRE?, and DSP interface standards. The on-chip precision output amplifier enables rail-to-rail output swing.

More information

Getting Started

The first objective is to ensure that you have all of the items needed and to install the software tools so that you are ready to create and run the evaluation project.

Required Hardware

Required Software

  • Xilinx ISE 14.6.
  • UART Terminal (Termite/Tera Term/Hyperterminal), baud rate 115200.
  • The EVAL-AD5668 reference project for Xilinx KC705 FPGA.

Downloads

Run the Demonstration Project

Hardware setup


Before connecting the ADI evaluation board to the Xilinx KC705 make sure that the VADJ_FPGA voltage of the KC705 is set to 3.3V. For more details on how to change the setting for VADJ_FPGA visit the Xilinx KC705 product page.

  • Use the FMC-SDP interposer to connect the ADI evaluation board to the Xilinx KC705 board on the FMC LPC connector.
  • Connect the JTAG and UART cables to the KC705 and power up the FPGA board.


To power on the EVAL-AD5668 evaluation board, you need to provide +5V supply voltage to J1 connector on the board (LK1 position=A, LK6 position=A).

Reference Project Overview

The following commands were implemented in this version of EVAL-AD5668 reference project for Xilinx KC705 FPGA board.

Command Description
help? Displays all available commands.
reset! Makes a power-on reset.
powerMode= Selects a given power mode for selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
power mode:
0 - normal operation.
1 - 1KOhm to GND.
2 - 100KOhms to GND.
3 - three-state.
powerMode? Displays the power mode for one selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
intRef= Turns on/off the internal reference. Accepted values:
0 - turns off the internal reference.
1 - turns on the internal reference.
intRef? Displays the status of the internal reference.
loadN= Loads selected DAC register with a given value. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
updateN Updates the selected DAC with the last value written in register. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
loadNUpdateN Loads and updates the selected DAC with a given value. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
loadNUpdateAll Loads the selected DAC with a given value and updates all DACs. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
15 - all DACs.
value:
0 .. 65535 - value to be written in register.
enLdacPin= Enables/Disables the LDAC pin for selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
value:
1 - disable LDAC pin.
0 - enable LDAC pin.
enLdacPin? Displays the status(enabled or disabled) of the LDAC pin for a selected DAC. Accepted values:
channel:
0 .. 7 - selected DAC A .. H.
clrCode= Loads Clear Code Register with specific clear code.
Accepted values:
0 - clears code to zero scale when CLR pin goes from high to low.
1 - clears code to midscale when CLR pin goes from high to low.
2 - clears code to full scale when CLR pin goes from high to low.
3 - no operation.
clrCode? Displays the active clear code.
ldacPin= Sets the output value of LDAC pin. Accepted values:
0 - sets LDAC pin low.(default)
1 - sets LDAC pin high.
ldacPin? Displays the value of LDAC pin.
clrPin= Sets the output value of CLR pin. Accepted values:
0 - sets CLR pin low.
1 - sets CLR pin high.(default)
clrPin? Displays the value of CLR pin.

Commands can be executed using a serial terminal connected to the UART peripheral of Xilinx KC705 FPGA.

The following image shows a generic list of commands in a serial terminal connected to Xilinx KC705 FPGA's UART peripheral. terminal_kc705.jpg

Software Project Setup

The hardware platform for each reference projects with FMC-SDP interposer and KC705 evaluation board is common. The next steps should be followed to recreate the software project of the reference design:

Github Repository

  • From this entire repository you will use cf_sdp_kc705 folder. This is common for all KC705 projects.

EDK KC705 project

  • Open the Xilinx SDK. When the SDK starts, it asks you to provide a folder where to store the workspace. Any folder can be provided. Make sure that the path where it is located does not contain any spaces.
  • In the SDK select the File→Import menu option to import the software projects into the workspace.

Import Projects

  • In the Import window select the General→Existing Projects into Workspace option.

Existing Projects Import

  • In the Import Projects window select the cf_sdp_kc705 folder as root directory and check the Copy projects into workspace option. After the root directory is chosen the projects that reside in that directory will appear in the Projects list. Press Finish to finalize the import process.

Projects Import

  • The Project Explorer window now shows the projects that exist in the workspace without software files.

Project Explorer

  • Now the software must be added in your project. For downloading the software, you must use 3 links from Github given in Downloads section. From there you'll download the specific driver, the specific commands and the Xilinx Boards Common Drivers(which are commons for all Xilinx boards). All the software files downloaded must be copied in src folder from sw folder.

Project complete

  • Before compilation in the file called Communication.h you have to uncomment the name of the device that you currently use. In the picture below there is an example of this, which works only with AD5629R project. For another device, uncomment only the respective name. You can have one driver working on multiple devices, so the drivers's name and the uncommented name may not be the same for every project.

Communication.h

  • The SDK should automatically build the project and the Console window will display the result of the build. If the build is not done automatically, select the Project→Build Automatically menu option.
  • If the project was built without any errors, you can program the FPGA and run the software application.
13 Aug 2013 09:22 · Lucian Sin

More information

28 May 2012 15:18
下載該資料的人也在下載 下載該資料的人還在閱讀
更多 >

評論

查看更多

下載排行

本周

  1. 1電子電路原理第七版PDF電子教材免費下載
  2. 0.00 MB  |  1491次下載  |  免費
  3. 2單片機典型實例介紹
  4. 18.19 MB  |  95次下載  |  1 積分
  5. 3S7-200PLC編程實例詳細資料
  6. 1.17 MB  |  27次下載  |  1 積分
  7. 4筆記本電腦主板的元件識別和講解說明
  8. 4.28 MB  |  18次下載  |  4 積分
  9. 5開關電源原理及各功能電路詳解
  10. 0.38 MB  |  11次下載  |  免費
  11. 6100W短波放大電路圖
  12. 0.05 MB  |  4次下載  |  3 積分
  13. 7基于單片機和 SG3525的程控開關電源設計
  14. 0.23 MB  |  4次下載  |  免費
  15. 8基于AT89C2051/4051單片機編程器的實驗
  16. 0.11 MB  |  4次下載  |  免費

本月

  1. 1OrCAD10.5下載OrCAD10.5中文版軟件
  2. 0.00 MB  |  234313次下載  |  免費
  3. 2PADS 9.0 2009最新版 -下載
  4. 0.00 MB  |  66304次下載  |  免費
  5. 3protel99下載protel99軟件下載(中文版)
  6. 0.00 MB  |  51209次下載  |  免費
  7. 4LabView 8.0 專業版下載 (3CD完整版)
  8. 0.00 MB  |  51043次下載  |  免費
  9. 5555集成電路應用800例(新編版)
  10. 0.00 MB  |  33562次下載  |  免費
  11. 6接口電路圖大全
  12. 未知  |  30320次下載  |  免費
  13. 7Multisim 10下載Multisim 10 中文版
  14. 0.00 MB  |  28588次下載  |  免費
  15. 8開關電源設計實例指南
  16. 未知  |  21539次下載  |  免費

總榜

  1. 1matlab軟件下載入口
  2. 未知  |  935053次下載  |  免費
  3. 2protel99se軟件下載(可英文版轉中文版)
  4. 78.1 MB  |  537793次下載  |  免費
  5. 3MATLAB 7.1 下載 (含軟件介紹)
  6. 未知  |  420026次下載  |  免費
  7. 4OrCAD10.5下載OrCAD10.5中文版軟件
  8. 0.00 MB  |  234313次下載  |  免費
  9. 5Altium DXP2002下載入口
  10. 未知  |  233046次下載  |  免費
  11. 6電路仿真軟件multisim 10.0免費下載
  12. 340992  |  191183次下載  |  免費
  13. 7十天學會AVR單片機與C語言視頻教程 下載
  14. 158M  |  183277次下載  |  免費
  15. 8proe5.0野火版下載(中文版免費下載)
  16. 未知  |  138039次下載  |  免費
主站蜘蛛池模板: 色欲人妻无码AV专区| 精品免费久久久久久影院| yellow视频免费观看| 97精品视频| 69亞洲亂人倫AV精品發布| 2019午夜福合集不打码| 51vv视频社区| 97免费视频在线| h片下载地址| yw193龙物免费官网在线| jzz大全18| 第一会所欧美无码原创| 电影日本妻子| 国产99久久久欧美黑人刘玥| 国产成年人在线观看| 国产精品成人不卡在线观看| 国产精品人妻一区免费看8C0M| 国产精品网红女主播久久久| 国产三级在线观看免费| 狠狠综合久久综合88亚洲| 九九热在线免费观看| 久久这里只有精品1| 美女漏bb| 人人爽久久久噜噜噜丁香AV| 色99蜜臀AV无码| 亚瑟天堂久久一区二区影院| 亚洲色大成网站WWW永久麻豆| 野花日本完整版在线观看免费高清| 一个人在线观看视频免费| 最近中文字幕无吗免费高清| 97色色极品av影院| 成人在线免费视频播放| 国产欧美一区二区精品久久久| 极品少妇高潮XXXXX| 蜜芽在线影片| 色噜噜视频| 亚洲色噜噜狠狠网站| 91av成年影院在线播放| 成人在线观看免费视频| 好湿好紧水多AAAAA片秀人网 | 亚洲第一伊人|